
PULSE PATTERN GENERATOR MP1755A, MP1763B, MP1652A

12.5 GHz

3 GHz



(GP-IB)

The MP1755A/1763B/1652A are used in combination with the MP1756A/ 1764A/1653A Error Detectors, respectively. The amplitude of the clock and data signals can be varied from 0.5 to 2 Vp-p (0.25 to 2 Vp-p, MP1763B) while the offset can be adjusted to within ± 2 V. So that the amplitude and the offset margin can be measured. The clock has a variable delay function so that time-dependent characteristics or phase margins of the input clock and data can be measured for any instrument. An M series pseudorandom pattern representative of actual conditions or a programmable pattern can be selected as cell data.

In addition, a 3.5-inch floppy disk drive is built-in for storing preset data, enabling rapid measurements to be performed by simply pressing a key. A GP-IB function is provided, enabling automatic or remote measurement via an external controller.

The MP1755A/1763B/1652A are pulse pattern generators ideal for research and development of high-speed logic ICs and digital systems. The MP1755A needs an external signal source.


Compliments of

Toll Free: 800-673-4102 www.accusrc.com

Your Source for Quality Pre-Owned
Electronic Test Equipment

Features

- High quality waveform
- Low FM/PM-noise clock generator (except for the MP1755A)
- 8 Mbit programmable pattern corresponding to six frames of STM-64/ STS-192 (MP1763B)
- Generates PRBS patterns with bit length from 2^7-1 to $2^{31}-1$ bits
- Complementary outputs both data and clock
- The amplitudes and offsets of all 4 data outputs that have 1/4 speed of fundamental clock signal can be set (MP1763B is 1/8 speed 8 channel outputs and level fixed as standard, 1/4 speed outputs as option.)



PCM MEASURING INSTRUMENTS

Specifications

Model		MP1755A	MP1763D	Marian			
Operation	Internal clock	Wii 1733A	MP1763B	MP1652A			
frequency	External clock	0.5 to 15 GHz	0.05 to 12.5 GHz (option)	0.05 to 3 GHz			
External clock	Input level	0.7 to 2.0 Vp-p	0.05 to 12.5 GHz	0.05 to 3 GHz			
	Input waveform	Sinusoidal or square wave	Square wave with rise/fall time of less than 1 ns.				
	Input connector	Δ	PC-3,5				
	Frequency range		0.05 to 12.5 GHz (option)	Precision N-type			
	Frequency setting resolution	-		0.05 to 3 GHz			
	Stability	_	I KITZ, I MITZ				
Internal clock	SSB phase noise (at 10 kHz offset, 1 Hz bandwidth)		- 85 dBc/Hz (0.05 to 4 GHz) - 80 dBc/Hz (4 to 8 GHz) - 75 dBc/Hz (8 to 10 GHz) - 70 dBc/Hz (10 to 12.5 GHz)	- 85 dBc/Hz (0.05 to 3 GHz			
	Reference signal	_	10 MHz (internal/external, selectable)				
	Pseudorandom binary sequence pattern (PRBS)						
	Data pattern*1	Data length: 2 to 524288 bits (Pattern reset/preset: ALL/PAGE	MP1755A, MP1652A), 2 to 838860	8 bits (MP1763B)			
	Word pattern*1	Word length: 2 to 16 bits Number of words: 1 to 32768 Pattern reset/preset: ALL/PAGE selectable	_	Word length: 2 to 16 bits Number of words: 1 to 32768 Pattern reset/preset: ALL/PAGI selectable			
Pattern	External pattern input mode	Number of channels: 8 channels (1 to 8 external input channels can be set Pattern bit rate: 1/8 of fundamental clock 1/8 clock output for external pattern generation: ECL, should be connected 50 Ω termination, connected to −2 V External pattern input level: ECL, 50 Ω termination, connected to −2 V Connector: SMA	_	Number of channels: 8 channels (1 to 8 external input channels can be set Pattern bit rate: 1/8 of fundamenta clock 1/8 clock output for external pattern generation: ECL, should be connected 50 Ω termination connected to -2 V External pattern input level: ECL 50 Ω termination, connected to -2 V Connector: SMA			
	Logic inversion	Provided		Commodition Chip			
	Alternate pattern	-	A/B pattern data length: 128 to 4194304 (128 bit steps) Loop time: A, B pattern (1 to 127, 1 steps)	_			
	Zero substitution pattern	-	Zero bit length: 1 to (pattern length1) bits Pattern: 2 ⁿ (n: 7, 9, 11, 15)	-			
	Error addition	Error rate: 10 ⁻ⁿ (n: 4, 5, 6, 7, 8, 9), and single error Addition position (selectable with rear panel DIP switch): Possible to insert into any 1 CH of 32 CH (MP1755A, MP1763B), possible to insert into any 1 CH of 16 CH (MP1652A)					
	Output waveform	NRZ	,				
	Number of output	2 (DATA/DATA)					
	DATA/DATA tracking mode	ON/OFF selectable					
Data output	Amplitude	0.5 to 2 Vp-p, 10 mV steps (setting error: ±15% or ±100 mV, whichever is greater)	0.25 to 2 Vp-p, 2 mV steps (setting error: ±15% or ±100 mV, whichever is greater)	0.5 to 2 Vp-p, 10 mV steps (setting error: ±15% or ±100 mV, whichever is greater)			
	Offset voltage	Voltage: -2 to ±2 V (VoH), 5 mV steps (setting error: ±15% of offset voltage, ±100 mV or ±15% of amplitude whichever is greatest Display: VoH, VTH or VoL selectable	Voltage: −2 to ±2 V (VoH), 1 mV steps (setting error: ±15% of offset voltage, ±100 mV or ±15% of amplitude whichever is greatest Display: VoH, VTH or VoL selectable	Voltage: -2 to ±2 V (VoH), 5 mV steps (setting error: ±15% of offset voltage, ±100 mV or ±15% of amplitude whichever is greatest Display: VoH, VTH or VoL			
	Rise/fall time	≤25 ps (20% to 80% of amplitude)	Typical 30 ps (10% to 90% of amplitude)	selectable ≦80 ps (10% to 90% of amplitude)			
	Pattern jitter	See*2	≦20 psp-p, Typical 10 psp-p	<u> </u>			
,	Waveform distortion	≦10% or ≦100 mV whichever is greater	≤15% or ≤150 mV whichever is greater	≦20 psp-p ≤10% or ≤100 mV whichever is greater			
	Load impedance	50 Ω	50 Ω (with bad				
-	Connector	APC-3.5 Precision N-type					

Model		NADA 755A		
Number of outputs		MP1755A 3 (CLOCK 1, CLOCK 1, CLO	MP1652A	
	CLOCK delay			
	Amplitude (CLOCK 1, CLOCK 1)	0.5 to 2Vp-p, 10 mV steps (setting error: ±15% or ±100 mV whichever is greater	ps (1 ps steps) 0.25 to 2 Vp-p (2 mV steps) Setting error: ±15% (1.5 to 3 Vp-p) ±25% (0.5 to 1.5 Vp-p) ±100 mV (0.25 to 0.5 Vp-p)	±1000 ps (2 ps steps) 2 0.5 to 2 Vp-p, 10 mV steps (sting error: ±15% or ±100 m whichever is greater
	Amplitude (CLOCK 2)	2 Vp-p ± 15% (fixed)	1 Vp-p ±35%	
Clock output	Offset voltage (CLOCK 1, CLOCK 1)	Voltage: -2 to ±2 V (VoH), 5 m steps (setting error: ±15% of offset voltage, ±100 mV or ±15% of amplitude whichever is the greatest) Display: Voн, Vтн or Vol. selectable		steps (setting error: ±15% of offset voltage, ±100 mV or ±15% of amplitude whichever is the greatest) Display:
	Offset voltage (CLOCK 2)	0 V ±300 mV (Vон)	0 V ±200 mV (VoH)	Voн, Vтн or VoL selectable
	Rise/fall time	≦25 ps (20% to 80% of amplitude)	Typical 30 ps (10% to 90% of amplitude)	1 = (.0 /0 10 00 /0 01 01)
	Waveform distortion	≦10% or ≦100 mV whichever is greater		plitude s ≤10% or ≤100 mV whichever is greater
	Duty factor adjust function	Three items of CLOCK 1, CLOCK 1, CLOCK 2 adjustable with semi-fixed resistor	CLOCK 1, CLOCK 1 adjustable	Thron items of GLOCK & Business
	Load impedance	50 Ω	50 Ω (CLOCK 1, CLOCK 1: with back termination)	50Ω (with back termination)
	Connector	APC-3.5	APC-3.5 (CLOCK 1, CLOCK 1) SMA (CLOCK 2)	Draginia - N.
	Number of outputs	DATA: 4, CLOCK: 1	Precision N-type	
1/4 data and clock output*3	Output level	0.5 to 1 Vp-p, 10 mV steps (setting error: ±15% or ±100 mV, whichever is greater)	0.5 to 2 Vp-p, 2 mV steps (setting error: ±15% or ±100 mV, whichever is greater)	0.5 to 1 Vp-p, 10 mV steps (setting error: ±15% or ±100 mV, whichever is greater)
	Offset voltage	Voltage: -1.5 to ±1.5 V (VoH), 5 mV steps (setting error: ±150 mV) Display: VoH, VTH or VoL selectable	Voltage: -1.5 to +1.5 V (VoH), 1 mV steps (setting error: ±15% of offset voltage or ±15% of amplitude or ±100 mV whichever is greatest) Display:	
	Rise/fall time	≦200 ps (20% to 80% of amplitude)	VoH, VTH or VoL selectable ≤150 ps (20% to 80% of amplitude)	≦500 ps (20% to 80% of am-
	Data output jitter	≦100	plitude)	
	Waveform distortion	≦15%	≦200 psp-p	
	Skew (DATA/DATA,DATA/CLOCK)	≦10		
	Connector	SMA		≦200 ps
/8 data, clock output*4		-	Number of outputs: DATA 8, CLOCK 1 Output level: ECL Connector: SMA	-
Sync. signal output	Number of outputs	Pattern: 1 (BNC connector) 1/2 clock: 1 (SMA connector) 1/32 clock: 1 (BNC connector)	1 (1/32 clock, fixed position pattern, or variable position pattern selectable	Pattern: 1 (BNC connector) 1/2 clock: 1 (SMA connector)
External cor	Output level	Amplitude: 1 Vp-p ±20%, offset v	oltage: 0 V ±200 mV (VoH)	1/16 clock: 1 (BNC connector)
		GPIB, IEEE 488.2	(¥Oil)	
	perature range	5° to 35°C	0° to 50°C	0° to 50°C (however, 5° to 45°C applied for memory floppy disk)
rameter me	mory	Media: 3.5-inch FD (2HD, 2DD) Format: MS-DOS (Rev. 3.1)*5 Content: Programmable pattern, an	nd other parameters	
		AC*6 V ±10%, 50/60 Hz, ≤700 V	A (MP1755A, MP1763B) = 620 V	Λ (MD1650A)
Dimensions :	and mass etween number of pages and items of word less	221H × 426W × 451D mm, <33	ka	1 (IVII 1002A)

1 Relationship between number of pages and items of word length, number of words and data length
2 ≤ 40 psp-p (≥2 GHz), ≤50 psp-p or 50% of pulse width (<2 GHz), including every other bit jitter, 1/2 jitter is adjustable using semi-fixed variable resistor.
3 Standard feature (MP1755A, MP1652A), Option (MP1763B)
4 When the option 03 (1/4 speed output) is added, the 1/8 speed output is not available.
5 The MP1755A/1652A cannot perform 2DD-type disk formatting. Please use a personal computer to format 2DD-type disks. MS-DOS is a registered trademark of Microsoft Corporation.
6 Specify one nominal line voltage between 100 and 240 V when ordering. Maximum operating voltage is 250 V.



Numerical relation between word length and number of words (MP1755A/1652A)

Word	Number of words			
length	Per 1 step	Step width	Range	
2	1 to 2048	64 step	2112 to 32768	
3	1 to 1365	128 step	1408 to 32768	
4	1 to 1024	32 step	1056 to 32768	
5	1 to 819	128 step	896 to 32768	
6	1 to 682	64 step	704 to 32768	
7	1 to 585	128 step	640 to 32768	
8	1 to 512	16 step	528 to 32768	
. 9	1 to 455	128 step	512 to 32768	
10	1 to 409	64 step	448 to 32768	
11	1 to 372	128 step	384 to 32768	
12	1 to 341	32 step	352 to 32768	
13	1 to 315	128 step	384 to 32768	
14	1 to 292	64 step	320 to 32768	
15	1 to 273	128 step	384 to 32768	
16	1 to 256	8 step	264 to 32768	

Numerical relation between data length and step width (MP1755A/1652A)

Data length	Step width
2 to 4095	1 step
4224 to 524288	128 step

Numerical relation between data length and step width (MP1763B)

Data length	Step width		
2 to 65536	1 step		
66536 to 131072	2 step		
131072 to 262144	4 step		
262144 to 524288	8 step		
524228 to 1048576	16 step		
1048576 to 2097152	32 step		
2097152 to 4194304	64 step		
4194304 to 8388608	128 step		

Relationship between pages of WORD mode and DATA mode

Output pattern/mode	Variable page range 1 word to the number of words that have been set, 1 step width		
WORD			
	1 to < data length/16, 1 step width (Up to quotient value when the remainder is 0, up to quotient value +1, 1 step width)		
DATA	Data length: Number of page 2 to 16 1 17 to 32 2 33 to 48 3		

Floppy disk format (MP1755A/1652A)

Media type	Memory capacity	Sector length	Sector number	Track number	Recording surface
2HD	1232 Kbytes	1024 bytes	8	77	Double-sided
2DD	720 Kbytes	512 bytes	9	80	Double-sided

Floppy disk format (MP1763B)

Media type	Memory capacity	Sector length	Sector number	Track number	Recording surface
2HD	1440 Kbytes	512	18	80	Double-sided
2DD	720 Kbytes	512	9	80	Double-sided
2HD	1232 Kbytes	1024	8	77	Double-sided
2DD	640 Kbytes	512	8	80	Double-sided

Compliments of

ACCUSOUICE

Flectronics

Your Source for Quality Pre-Owned Electronic Test Equipment

Www.accusrc.com

g